For the circuits below determine the output compliance, maximum load power, efficiency and worst case transistor ratings ($P_D$, $BV_{CEO}$, $I_{CMAX}$). Assume $\beta=200$ and $R_s=0$.

For circuit one, $V_{cc}=30V$, $R_1=2k$, $R_2=1k$, $R_e=465$, $R_c=600$, $R_{load}=400$.

For circuit two, $V_{cc}=15V$, $V_{ee}=-20V$, $R_e=100$, $R_b=400$, $R_{load}=50$.

The solutions are on the following pages.
Circuit One Solutions

DC Analysis: Assuming unloaded divider, \( V_B = 30V \times 1k/(1k+2k) = 10V \). Therefore, \( V_E = 9.3V \) and \( I_E = 9.3V/465 = 20mA \). \( I_CQ \approx I_E \).

\( V_{Re} = 20mA \times 600 = 12V \) and therefore \( V_C = 30V - 12V = 18V \).

Finally, \( V_{CEQ} = V_C - V_E = 18V - 9.3V = 8.7V \).

The transistor’s average power dissipation, \( P_D \), is the quiescent power, or \( I_{CQ} \times V_{CEQ} \).

\( P_D = 20mA \times 8.7V = 174mW \)

Total circuit power is the total voltage supplied times the total current. The total current equals the collector current (20mA) plus the divider current (assuming unloaded divider, 30V/3k=10mA), or 30mA.

\( P_{DC} = 30V \times 30mA = 900mW \)

AC Analysis: The load line endpoints are

\( I_{C(sat)} = I_{CQ} + V_{CEQ}/(r_C + r_E) \)

\( I_{C(sat)} = 20mA + 8.7/(400||600+0) \)

\( I_{C(sat)} = 20mA + 8.7/240 \)

\( I_{C(sat)} = 20mA + 36.25mA = 56.25mA \)

This represents the worst case transistor current, \( I_{C-MAX} \)

\( V_{CE(cutoff)} = V_{CEQ} + I_{CQ}(r_C + r_E) \)

\( V_{CE(cutoff)} = 8.7 + 20mA(400||600+0) \)

\( V_{CE(cutoff)} = 8.7 + 20mA \times 240 \)

\( V_{CE(cutoff)} = 8.7 + 4.8 = 13.5V \)

This represents the worst case transistor voltage, \( BV_{CEO} \)

The compliance is the smaller swing, i.e., 8.7V vs. 4.8V, so the compliance is 4.8V peak (9.6Vpp or 3.39Vrms). Therefore, the maximum load power is \( P_{L-max} = \text{rms compliance}^2/r_L \)

\( P_{L-max} = 3.39^2/400 = 28.8mW \)

\( \eta = P_{L-max}/P_{DC} \)

\( \eta = 28.8mW/900mW = 3.2% \)

This is a low power but then again the load is rather high at 400 ohms.
Circuit Two Solutions

**DC Analysis:** Assuming $V_B \approx 0V$, $V_E = -0.7V$DC and $I_E = \frac{19.3V}{100} = 193mA$. $I_{CQ} \approx I_E$.

$V_C = V_{CC} = 15V$DC and therefore $V_{CEQ} = V_C - V_E = 15V - (-0.7V) = 15.7V$DC.

The transistor’s average power dissipation, $P_D$, is the quiescent power, or $I_{CQ} \times V_{CEQ}$.

$P_D = 193mA \times 15.7V = 3.03W$

Total circuit power is the total voltage supplied times the total current. The total current equals the collector current (193mA) while the total voltage is $15V - (-20V) = 35V$.

$P_{DC} = 35V \times 193mA = 6.755W$

**AC Analysis:** The load line endpoints are

$I_{C(sat)} = I_{CQ} + \frac{V_{CEQ}}{(r_C + r_E)}$

$I_{C(sat)} = 193mA + \frac{15.7}{(0 + 100||50)}$

$I_{C(sat)} = 193mA + 15.7/33.3$

$I_{C(sat)} = 193mA + 471mA = 664mA$

This represents the worst case transistor current, $I_{C-MAX}$

$V_{CE(cutoff)} = V_{CEQ} + I_{CQ}(r_C + r_E)$

$V_{CE(cutoff)} = 15.7 + 193mA(0 + 100||50)$

$V_{CE(cutoff)} = 15.7 + 193mA \times 33.3$

$V_{CE(cutoff)} = 15.7 + 6.4 = 22.1V$

This represents the worst case transistor voltage, $BV_{CEO}$

The compliance is the smaller swing, i.e., 15.7V vs. 6.4V, so the compliance is 6.4V peak (12.8Vpp or 4.52VRms). Therefore, the maximum load power is

$P_{L-max} = \text{rms compliance}^2/r_L$

$P_{L-max} = 4.52^2/50 = 409mW$

$\eta = \frac{P_{L-max}}{P_{DC}}$

$\eta = \frac{409mW}{6.755W} = 6.06\%$

50 Ohms would be typical for headphones or earbuds and 409mW would be loud under normal conditions. Both circuits produce cutoff clipping before saturation clipping but this is not always the case. Also, better circuits would exhibit a centered Q point causing saturation and cutoff clipping to occur simultaneously. This produces the best efficiency.